

Ka-Band Full-Hybrid Cryogenic Low-Noise Amplifier

Vicente Terán Collantes, Luisa de la Fuente, Juan Luis Cano, Eduardo Artal

teranjv@unican.es, fuenterm@unican.es, juanluis.cano@unican.es, artale@unican.es

Dpto. de Ingeniería de Comunicaciones. Universidad de Cantabria.

Plaza de la Ciencia s/n, 39005. Santander (Cantabria)

Abstract- This paper describes the design and implementation of a broad-band full-hybrid cryogenic low-noise amplifier (MIC LNA) in the 26 – 36 frequency band, aimed for the front-end module in radio-astronomy receivers. A metamorphic technology process (mHEMT) of 50 nm gate length is used to manufacture the transistor. Design is based on a three stage common source transistor configuration and surface mounted devices (SMD) with high quality factors. Therefore, gain and noise performance are improved compared with monolithic technology (MMIC). At room temperature the mean measured gain is $G = 22.4$ dB and the noise temperature is $T_n = 175$ K. When cooled to $T_p = 13$ K, insertion gain is $G_i = 23.8$ dB and the noise temperature is $T_n = 26$ K. The DC power consumption is extremely low, $P_{DC} = 5.7$ mW at cryogenic temperatures.

I. INTRODUCTION

In the field of radio astronomy, the scientist community demands high sensitivity receivers in order to detect very weak signals from the sky. Cryogenic low noise amplifiers (LNA) are placed in the front-end of these receivers to amplify these weak input signals with a very low contribution to the overall noise. Thus the contribution to the noise of the subsequent stages is minimized [1] [2].

Research activity in new materials has led to the development of indium phosphide (InP) semiconductor technology, which allows very high gain and ultra-low noise. However a low stability, fragility and limited access to this technology, whose foundries are mainly located in USA, have pushed the development of hybrid gallium arsenide (GaAs) semiconductor substrates with a high content of InP, producing a high performance semiconductor. Many works based on these transistors, either in metamorphic (mHEMT) or pseudomorphic (pHEMT) structures have been presented with excellent results [3] [4] [5].

Traditionally, monolithic technology (MMIC) has been used for high frequency designs since it presents fewer parasitic effects and a more repeatable performance. However, this technology has the handicap of the costs associated with their production (for low quantities) and sometimes it is not affordable. On the other hand, hybrid technology (MIC), where components are bonded or soldered to the substrate, presents the best noise performance so far and the possibility of post - production adjustments. Moreover, hybrid technology is cheaper than the monolithic technology for low quantities.

This paper describes the design and measurements of a cryogenic MIC LNA in the 26-36 GHz frequency band. In section II, the technology used for the transistor is briefly

presented. In section III, the design of the low noise amplifier is described. Models of different devices such as transistor and capacitors are also included. The noise and scattering characterization of the amplifier is shown in section IV. Finally, section V gives the conclusions of this work.

II. TECHNOLOGY

Transistors are built in metamorphic HEMT technology with 50 nm gate length process from the Fraunhofer Institute (IAF) (Freiburg, Germany). Indium content in the channel is 65 % providing a transition extrinsic frequency $f_T = 380$ GHz and a maximum oscillation frequency $f_{max} = 500$ GHz. Transistor size is chosen to have a 4×15 μm gate periphery.

III. MIC LNA DESIGN

The MIC LNA is a three stage design with transistors in common source configuration. In order to achieve better noise performance and increase the design stability transistors use source feedback technique.

A. Transistor Small-Signal and Noise models

Small signal model for the transistor is obtained from different scattering measurements. One is at the bias point of minimum noise to extract the intrinsic parameters, $V_{ds} = 0.7$ V and $I_{ds} = 13$ mA, 217 mA/mm. And two more measurements with $V_{ds} = 0$ V (cold-FET technique) for obtaining the extrinsic parameters; one with the gate pinched-off and other with the gate forward biased. Fig.1 shows a picture of the 4×15 μm IAF transistor.




Fig. 1. IAF transistor 4×15 μm .

Fig 2 shows the typical small signal electrical transistor model used for the design of the LNA. Table 1 presents the model parameters.




Fig. 2. 4x15 μm transistor model for $V_{ds} = 0.7\text{ V}$ and $I_{ds} = 217\text{ mA/mm}$.

Intrinsic Parameter	Value	Extrinsic Parameter	Value
C_{gs}	34 fF	$C_{pg}/2$	7.45 fF
R_i	10 Ω	L_g	39.84 pH
C_{gd}	15 fF	R_g	0.5 Ω
R_j	10.5 Ω	$C_{pd}/2$	7.45 fF
g_m	78.3 mS	L_d	45.11 pH
Φ	0 ps	R_d	2.61 Ω
C_{ds}	17 fF	R_s	1.19 Ω
g_d	9.6 mS	L_s	3.29 pH

Table 1. Small signal parameters for $V_{ds} = 0.7\text{ V}$ and $I_{ds} = 217\text{ mA/mm}$.

A noise model is also required to design the amplifier. Fig 3 shows a noise figure measurement (red line) from 24 to 40 GHz taken with a noise figure analyzer (NFA). Measurement ripple is due to poor matching of the transistor. Simulated noise figure for the model presented in Fig 2 is shown with a green line. Noise figure estimation for the transistor is 2.6 dB in the 26-36 GHz frequency band. The noise performance is included in the transistor model from Pospieszalski [6] setting up the temperature of the drain-source resistor to $T_d = 4200\text{ K}$ and the remaining resistors to ambient temperature $T_a = 300\text{ K}$.




Fig. 3. Noise performance of IAF 50 nm transistor, 4 x 15 μm gate periphery, for $V_{ds} = 0.7\text{ V}$ and $I_{ds} = 217\text{ mA/mm}$.

B. RF Capacitor Model

The SMD capacitors are key components for DC decoupling. Unfortunately the model supplied by the manufacturer often does not work properly at these frequency bands.

Fig 4 shows the set up for scattering measurements of a 0.3 pF capacitor from ATC ceramics manufacturer. The set up includes a 50 Ohm microstrip transmission line where the capacitor is mounted, and JMicro transitions to land the coplanar probes. Proper calibration eliminates the contribution of the transitions in the measurement. Fig 5 shows the electrical model for the capacitor with all the associated parasitic effects. Table 2 provides the values of the capacitor model parameters.




Fig. 4. Measurement setup for a 0.3 pF capacitor with JMicro transitions.




Fig. 5. 0.3 pF ATC capacitor model.

Parameter	Value
cap	0.3 pF
R_s	1 Ω
L_s	20 pH
R_p	100 K Ω

Table 2. Parameters for the capacitor model.

Fig. 6 compares the simulation of the model (red line) with the capacitor measurements (blue line). A quite good agreement between model and measurement can be observed in the 2-50 GHz frequency range.




Fig. 6. Scattering performance for the 0.3 pF capacitor in the 2 to 50 GHz band. Measurements in blue line; simulation in red line.

C. LNA Design

The most important part for the noise performance of the LNA is the first stage. Therefore, the design should rely on simple microstrip lines at the input. Design and optimization process is carried out using ADS Momentum simulator from Agilent Technologies. The substrate used for the microstrip lines is CLTE-XT from Arlon ($\epsilon_r = 2.79$, $h = 5\text{ mils}$) due to its good performance stability with temperature.

Matching networks between transistors and the output network are designed to achieve flat gain keeping noise as low as possible. Fig. 8 shows the circuit diagram of the LNA. Bias networks are independent and they are formed by a combination of resistors and capacitors providing filtering networks for unwanted signals.

B. Cryogenic temperature

LNA measurements under cryogenic conditions were taken using the cold attenuator technique. It consists in cooling an attenuator placed at the input of the LNA (DUT) to reduce the noise power injected from the noise source outside the cryostat [8] (see Fig. 12).

Calibration is performed following the same procedure as in the room temperature measurement. For the measurement, the noise source is directly connected to the cryostat input, eliminating the 6 dB attenuator used at room temperature, because of the existing 20 dB attenuator inside the cryostat [9].

In Fig.13 the MIC LNA is presented clamped to the cold base inside the cryostat, just before a cooling cycle [10].




Fig. 12. Noise measurement set up at cryogenic temperature.




Fig. 13. Picture of the MIC LNA inside the cryostat.

In Fig. 14 the results of the cryogenic measurements are presented. Insertion gain in the 26-36 GHz band is 23.8 ± 2.2 dB, whereas the mean noise temperature is 26 K. Minimum noise temperature is 19.5 K at 29 GHz. The DC power consumption is only 5.7 mW.

V. CONCLUSIONS

It has presented the design and characterization of a full-hybrid low-noise cryogenic amplifier developed for radio astronomy applications in the 26-36 GHz frequency band.

The amplifier has three-staged in common source configuration with transistors manufactured on GaAs metamorphic substrate technology.

We have obtained 22.4 dB of gain and 175 K of noise temperature in the 26-36 GHz frequency band for the measurements at room temperature. When the amplifier is

cooled down to 13 K, the gain is 23.8 dB and the noise temperature is 26 K. The DC power consumption at cryogenic temperatures is only 5.7 mW.




Fig. 14. Insertion gain, G_i (blue), and noise temperature (pink) at physical temperature $T_p = 13$ K.

ACKNOWLEDGEMENTS

The authors wish to thank Ana Pérez and Eva Cuerno for their tireless dedication and effort in assembling the circuit. Also the authors thank Beatriz Aja for all contributed advices about technology during the design process.

This work was supported by the Ministerio de Economía y Competitividad from Spain under the CONSOLIDER-INGENIO 2010 program CSD2010-00064 reference, and the research program FPI BES-2011-046199.

REFERENCES

- [1] Danielle Kettle, Neil Roddis, Rob Sloan, “A Lattice Matched InP Chip Set for a Ka Band Radiometer”, 2005 IEEE.
- [2] Yu-Lung Tang; Wadefalk N.; Morgan, M.A.; Weinreb, S. “Full Ka-Band High Performance InP MMIC LNA Module”. Microwave Symposium Digest, 2006. IEEE MTT-S International.
- [3] B. Aja, M. Seelmann-Eggbert, A. Leuther, H. Massler, M. Schlechtweg, J.D. Gallego, I. López-Fernández, C. Diez, I. Malo, E. Villa, E. Artal, “4-12 GHz and 25-34 GHz Cryogenic MHEMT MMIC Low Noise Amplifiers for Radio Astronomy”. 2012 IEEE MTT-S Int. Microwave Symp. Dig. June 2012.
- [4] Wu Chia-Song, Chang Chien-Huang, Liu Hsing-Chung, Lin Tah-Yeong, and Wu Hsien-Ming, “A Ka-band low-noise amplifier with a coplanar waveguide (CPW) structure with 0.15- μ m Ga-As pHEMT technology”, Journal of Semiconductors, vol.31, no. 1, January 2010. Chinese Institute of Electronics.
- [5] Qian Ma1, D. Leenaerts1,2, R. Mahmoudi1, “A 30GHz 2dB NF Low Noise Amplifier for Ka-band Applications”, 2012 IEEE. Radio Frequency Integrated Circuits Symposium.
- [6] Marian W. Pospiechalsky, “Modeling of Noise Parameters of MESFET’s and MODFET’s and Their Frequency and Temperature Dependence”, IEEE Transactions on Microwave Theory and Techniques, vol. 37, no. 9, September 1989.
- [7] J.L. Cano and J.D. Gallego, “Estimation for Uncertainty in Noise Measurements Using Monte Carlo Analysis” 1st Radionet-FP7 Engineering Forum Workshop, Gothenburg, Sweden, June 2009.
- [8] J.E. Fernández, “A noise-temperature measurement system using a cryogenic attenuator”, Jet Propulsion Lab. (JPL), Pasadena, CA, TMO Progress Rep. 42-135, Nov. 1998.
- [9] J.L. Cano, N. Waldefalk, and J.D. Gallego-Puyol, “Ultra-Wideband Chip Attenuator for Precise Noise Measurements at Cryogenic Temperatures”, IEEE Trans. Microwave Theory and Tech., vol. 58, no. 9, Sept. 2010, pp. 2504-2510.
- [10] Juan Luis Cano, Luisa de la Fuente, Eduardo Artal, “Amplificador de Bajo Ruido basado en Tecnología mHEMT para Receptores de Radio Astronomía”, XXVII Simposium Nacional de la Unión Científica Internacional de Radio 2012.